Astra MCU SDK Peripheral Driver Library
 
Loading...
Searching...
No Matches
Enumerated Types

Enumerated Types for Clk Driver. More...

Enumerations

enum  clk_pll_en {
  CLK_PLL0 ,
  CLK_PLL1
}
 PLL Identifiers. More...
 
enum  clk_pll_config_en {
  CLK_PLL_CFG_OFF ,
  CLK_PLL_CFG_BYPASS ,
  CLK_PLL_CFG_LOW ,
  CLK_PLL_CFG_MID ,
  CLK_PLL_CFG_MID_PLUS ,
  CLK_PLL_CFG_HIGH ,
  CLK_PLL_RATES_MAX
}
 PLL configuration modes. More...
 
enum  clk_status_en {
  CLK_OK ,
  CLK_ERROR ,
  CLK_ERROR_BUSY ,
  CLK_ERROR_TIMEOUT ,
  CLK_ERROR_UNSUPPORTED ,
  CLK_ERROR_PARAMETER ,
  CLK_ERROR_INVALID_MUX ,
  CLK_ERROR_INVALID_VALUE ,
  CLK_ERROR_CHILDREN_ENABLED
}
 Status return values for clock APIs. More...
 
enum  clk_enable_status_en {
  CLK_STATUS_DISABLED ,
  CLK_STATUS_ENABLED
}
 Clock enable status. More...
 

Detailed Description

Enumerated Types for Clk Driver.

Enumeration Type Documentation

◆ clk_pll_en

enum clk_pll_en

PLL Identifiers.

Enumerator
CLK_PLL0 

PLL0

CLK_PLL1 

PLL1

◆ clk_pll_config_en

PLL configuration modes.

Enumerator
CLK_PLL_CFG_OFF 

PLL off (0 MHz)

CLK_PLL_CFG_BYPASS 

PLL in bypass mode (24 MHz)

CLK_PLL_CFG_LOW 

PLL low frequency (100 MHz)

CLK_PLL_CFG_MID 

PLL mid frequency (200 MHz)

CLK_PLL_CFG_MID_PLUS 

PLL mid+ frequency (300 MHz)

CLK_PLL_CFG_HIGH 

PLL high frequency (400 MHz)

CLK_PLL_RATES_MAX 

Maximum PLL configuration

◆ clk_status_en

Status return values for clock APIs.

Enumerator
CLK_OK 

Operation succeeded

CLK_ERROR 

Unspecified error

CLK_ERROR_BUSY 

Clock is busy

CLK_ERROR_TIMEOUT 

Timeout occurred

CLK_ERROR_UNSUPPORTED 

Operation not supported

CLK_ERROR_PARAMETER 

Parameter error

CLK_ERROR_INVALID_MUX 

Invalid MUX

CLK_ERROR_INVALID_VALUE 

Invalid value

CLK_ERROR_CHILDREN_ENABLED 

Error Children enabled

◆ clk_enable_status_en

Clock enable status.

Enumerator
CLK_STATUS_DISABLED 

Clock is disabled

CLK_STATUS_ENABLED 

Clock is enabled